

| Spec. No.: | DDPM-UN02-0.1 |
|--------------|---------------|
| Version: | 1 |
| Total pages: | 26 |
| Date: | 2002-Nov-09 |

AU OPTRONICS CORPORATION

Product Specifications

20.1" UXGA Color TFT-LCD Module

Model Name: M201UN02 V.1

| Approved by | Prepared by |
|-------------|-------------|
| | |
| | |

IDBU Marketing Division / AU Optronics Croporation

(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved.

No Reproduction and Redistribution Allowed.



Product Specifications

20.1" UXGA Color TFT-LCD Module Model Name: M201UN02 V.1

(**♦**) Preliminary Specifications() Final Specifications

Note: This Specification is subject to change without notice.

Official UK Representative



Tel.: +44 (0)1296-469770 Fax.: +44 (0)1296-469779

sales@displaze.com

Please verify this is the latest information. E&OE

(C) Copyright AU Optronics, Inc.February, 2002 All Rights Reserved.No Reproduction and Redistribution Allowed.

M201UN02-1 Ver0.1

www.displaze.com



i Contents

ii Record of Revision

1.0 Handling Precautions

2.0 General Description

- 2.1 Display Characteristics
- 2.2 Functional Block Diagram
- 2.3 Optical Characteristics
- 2.4 Pixel format image

3.0 Electrical characteristics

- 3.1 Absolute Maximum Ratings
- 3.2 Connectors
- 3.3 Signal Pin
- 3.4 Signal Description
- 3.5 Signal Electrical Characteristics
- 3.6 Interface Timing
 - 3.6.1 Timing Characteristics
 - 3.6.2 Timing Definition
- 3.7 Power Consumption
- 3.8 Power ON/OFF Sequence

4.0 Backlight Characteristics

- 4.1 Signal for Lamp connector
- 4.2 Parameter guide line for CCFL Inverter

5.0 Vibration, shock and drop

- 5.1 Vibration and shock
- 5.2 Drop test

6.0 Environment

- 6.1 Temperature and humidity
 - 6.1.1 Operating conditions
 - 6.1.2 Shipping conditions
- 6.2 Atmospheric pressure
- 6.3 Thermal shock

7.0 Reliability

- 7.1 Failure criteria
- 7.2 Failure rate
 - 7.2.1 Usage
 - 7.2.2 Components de-rating
- 7.3 CCFL life
- 7.4 ON/OFF cycle

8.0 Safety

- 8.1 Sharp edge requirement
- 8.2 Material
 - 8.2.1 Toxicity
 - 8.2.2 Flammability
- 8.3 Capacitors
- 8.4 Hazardous voltage

9.0 Other requirements

- 9.1 Smoke free design
- 9.2 National test lab requirement

10.0 Mechanical Characteristics

(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved.



ii Record of Revision

| Version and Date | Page | Old description | New Description | Remark |
|------------------|------|----------------------------|-----------------|--------|
| 0.1 2002/10/11 | All | First Edition for Customer | All | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

1.0 Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT-LCD module.
- 10) After installation of the TFT-LCD module into an enclosure (LCD monitor housing, for example), do not twist nor bend the TFT -LCD module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT -LCD module from outside. Otherwise the TFT -LCD module may be damaged.



2.0 General Description

This specification applies to the 20.1 inch Color TFT-LCD Module M201UN02.

The display supports the UXGA (1600(H) x 1200(V)) screen format and 16.7M colors (RGB 8-bits data).

All input signals are 2 Channel LVDS interface compatible.

This module does not contain an inverter card for backlight.

2.1 Display Characteristics

The following items are characteristics summary on the table under 25 $^\circ\!\mathbb{C}$ condition:


| ITEMS | Unit | SPECIFICATIONS |
|---------------------------|----------------------|---|
| Screen Diagonal | [mm] | 510(20.1") |
| Active Area | [mm] | 408.0 (H) x 306.0 (V) |
| Pixels H x V | | 1600(x3) x 1200 |
| Pixel Pitch | [mm] | 0.255 (per one triad) x 0.255 |
| Pixel Arrangement | | R.G.B. Vertical Stripe |
| Display Mode | | Normally Black |
| White Luminance | [cd/m ²] | 250 cd/m2 (Typ) |
| Contrast Ratio | | 500 : 1 (Typ) |
| Optical Response Time | [msec] | 25 (Typ) |
| Nominal Input Voltage VDD | [Volt] | +5.0 V |
| Power Consumption | [Watt] | 40W(typ.) (w/o Inverter, All white pattern) |
| (VDD line + CCFL line) | | |
| Weight | [Grams] | 3700 (Тур) |
| Physical Size | [mm] | 432(W) x 331.4(H) x 23.1(D) |
| Electrical Interface | | Even/Odd R/G/B data, 3 sync signal, |
| | | Clock |
| Support Color | | 16.7M colors (RGB 8-bit data) |
| Temperature Range | | |
| Operating | [°C] | 0 to +50 |
| Storage (Shipping) | [°C] | -20 to +60 |

February, 2002 All Rights Reserved.



2.2 Functional Block Diagram

The following diagram shows the functional block of the 20.1 inches Color TFT-LCD Module:



JAE FI-X30S-HF Mating Type: JAE FI-X30S-H JST BHSR-02VS-1X6 Mating Type: SM02B-BHSS-1-TB

(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved.

No Reproduction and Redistribution Allowed.


2.3 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature):

| Item | Unit | Conditions | Min. | Тур. | Max. |
|-------------------------------|----------------------|--------------------|------|-------|------|
| Viewing Angle | [degree] | Horizontal (Right) | TBD | 85 | - |
| | [degree] | CR = 10 (Left) | | 85 | - |
| | [degree] | Vertical (Up) | TBD | 85 | - |
| | [degree] | CR = 10 (Down) | | 85 | - |
| Contrast ratio | | Normal Direction | TBD | 500 | |
| Response Time (Note 1) | [msec] | Raising Time | - | TBD | |
| | [msec] | Falling Time | - | TBD | |
| | [msec] | Raising + Falling | - | 25 | TBD |
| Color / Chromaticity | | Red x | | | |
| Coordinates (CIE) | | Red y | | | |
| | | Green x | | | |
| | | Green y | | | |
| | | Blue x | | | |
| | | Blue y | | | |
| Color Coordinates (CIE) White | | White x | | 0.313 | |
| | | White y | | 0.329 | |
| White Luminance at CCFL 6.0mA | [cd/m ²] | | 200 | 250 | - |
| (central point) | | | | | |
| Luminance Uniformity (Note 2) | [%] | | 75 | 80 | - |
| Crosstalk (in 60Hz) (Note 4) | [%] | | | | 1.5 |

Note 1: Definition of Response time:

The output signals of photodetector are measured when the input signals are changed from "Black" to "White" (falling time), and from "White" to "Black" (rising time), respectively. The response time is interval between the 10% and 90% of amplitudes. Refer to figure as below.



(C) Copyright AU Optronics, Inc.


February, 2002 All Rights Reserved.


M201UN02-1 Ver0.1

7/26



Note 2: Brightness uniformity of these 9 points is defined as below:






Note 3: TCO '99 Certification Requirements and test methods for environmental labeling of Display Report No. 2 defines Luminance uniformity as below:

((Lmax,+30deg. / Lmin,+30deg.) + (Lmax,-30deg. / Lmin,-30deg.)) / 2

This panel is compatible with TCO99 approbation in luminance uniformity <1.7, luminance contrast >0.5



(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved.

No Reproduction and Redistribution Allowed.

M201UN02-1 Ver0.1




Unit: percentage of dimension of display area

 $I L_A-L_A$, $I / L_A x 100\%$ = 1.5% max., L_A and L_B are brightness at location A and B $I L_B-L_B$, $I / L_B x 100\%$ = 1.5% max., L_A and L_B are brightness at location A' and B'

Note 4: Pixel format image

Following figure shows the relationship of the input signals and LCD pixel format.



(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved.

No Reproduction and Redistribution Allowed.

3.0 Electrical characteristics


3.1 Absolute Maximum Ratings

Absolute maximum ratings of the module is as following:

| Item | Symbol | Min | Мах | Unit | Conditions |
|-------------------------|---------|------|------|----------|------------|
| Logic/LCD Drive Voltage | VIN | -0.3 | +5.5 | [Volt] | |
| Select LVDS data order | SELLVDS | NC | NC | [Volt] | |
| CCFL Inrush current | ICFLL | - | TBD | [mA] | Note 1 |
| CCFL Current | ICFL | - | 7.5 | [mA] rms | |
| Operating Temperature | TOP | 0 | +50 | [°C] | Note 2 |
| Operating Humidity | HOP | 8 | 95 | [%RH] | Note 2 |
| Storage Temperature | TST | -20 | +60 | [°C] | Note 2 |
| Storage Humidity | HST | 8 | 95 | [%RH] | Note 2 |

Note 1 : Duration=50 msec.

Note 2 : Maximum Wet-Bulb should be 39° and No condensation.



Relative Humidity %

(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved.

M201UN02-1 Ver0.1

10/26



3.2 Connectors

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

| Connector Name / Designation | Interface Connector / Interface card |
|------------------------------|--------------------------------------|
| Manufacturer | JAE or compatible |
| Type Part Number | FI-X30S-HF |
| Mating Housing Part Number | FI-X30S-H |

| Connector Name / Designation | Lamp Connector / Backlight lamp |
|------------------------------|---------------------------------|
| Manufacturer | JST |
| Type Part Number | BHSR-02VS-1 |
| Mating Type Part Number | SM02B-BHSS-1-TB |

3.3 Signal Pin

| Pin# | Signal Name | Pin# | Signal Name |
|------|-------------|------|-------------|
| 1 | RxO0- | 2 | RxO0+ |
| 3 | RxO1- | 4 | RxO1+ |
| 5 | RxO2- | 6 | RxO2+ |
| 7 | GND | 8 | RxOC- |
| 9 | RxOC+ | 10 | RxO3- |
| 11 | RxO3+ | 12 | RxE0- |
| 13 | RxE0+ | 14 | GND |
| 15 | RxE1- | 16 | RxE1+ |
| 17 | GND | 18 | RxE2- |
| 19 | RxE2+ | 20 | RxEC- |
| 21 | RxEC+ | 22 | RxE3- |
| 23 | RxE3+ | 24 | GND |
| 25 | NC | 26 | NC |
| 27 | NC | 28 | Power |
| 29 | Power | 30 | Power |

(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved.

No Reproduction and Redistribution Allowed.



3.4 Signal Description

The module using a pair of LVDS receiver SN75LVDS82(Texas Instruments) or compatible. LVDS is a differential signal technology for LCD interface and high speed data transfer device. Transmitter shall be SN75LVDS83(negative edge sampling) or compatible. The first LVDS port(RxOxxx) transmits odd pixels while the second LVDS port(RxExxx) transmits even pixels.

| PIN # | SIGNAL NAME | DESCRIPTION |
|-------|-------------|--|
| 1 | RxO0- | Negative LVDS differential data input (Odd data) |
| 2 | RxO0+ | Positive LVDS differential data input (Odd data) |
| 3 | RxO1- | Negative LVDS differential data input (Odd data) |
| 4 | RxO1+ | Positive LVDS differential data input (Odd data) |
| 5 | RxO2- | Negative LVDS differential data input (Odd data, H-Sync,V-Sync,DSPTMG) |
| 6 | RxO2+ | Positive LVDS differential data input (Odd data, H-Sync,V-Sync,DSPTMG) |
| 7 | GND | Power Ground |
| 8 | RxOC- | Negative LVDS differential clock input (Odd clock) |
| 9 | RxOC+ | Positive LVDS differential clock input (Odd clock) |
| 10 | RxO3- | Negative LVDS differential data input (Odd data) |
| 11 | RxO3+ | Positive LVDS differential data input (Odd data) |
| 12 | RxE0- | Negative LVDS differential data input (Even clock) |
| 13 | RxE0+ | Positive LVDS differential data input (Even data) |
| 14 | GND | Power Ground |
| 15 | RxE1- | Positive LVDS differential data input (Even data) |
| 16 | RxE1+ | Negative LVDS differential data input (Even data) |
| 17 | GND | Power Ground |
| 18 | RxE2- | Negative LVDS differential data input (Even data) |
| 19 | RxE2+ | Positive LVDS differential data input (Even data) |
| 20 | RxEC- | Negative LVDS differential clock input (Even clock) |
| 21 | RxEC+ | Positive LVDS differential clock input (Even clock) |
| 22 | RxE3- | Negative LVDS differential data input (Even data) |
| 23 | RxE3+ | Positive LVDS differential data input (Even data) |
| 24 | GND | Power Ground |
| 25 | NC | - |
| 26 | NC | - |
| 27 | NC | - |
| 28 | POWER | Power |
| 29 | POWER | Power |
| 30 | POWER | Power |

Note: Input signals of odd and even clock shall be the same timing.

| LVDS DATA Name | Description |
|----------------|--|
| DSP | Display Timing: When the signal is high, the pixel data shall be valid to be displayed |
| V-S | Vertical Sync: Both Positive and Negative polarity are acceptable |
| H-S | Horizontal Sync: Both Positive and Negative polarity are acceptable |

(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved.

M201UN02-1 Ver0.1

12/26



| TI LVDS X'mitter SN75LVDS83 | Module LVDS signal (interface connector pin7) |
|--------------------------------|--|
| Signal Name | Low(open) |
| D0 | Red0 |
| D1 | Red1 |
| D2 | Red2 |
| D3 | Red3 |
| D4 | Red4 |
| D5 | Red7 |
| D6 | Red5 |
| D7 | Green0 |
| D8 | Green1 |
| D9 | Green2 |
| D10 | Green6 |
| D11 | Green7 |
| D12 | Green3 |
| D13 | Green4 |
| D14 | Green5 |
| D15 | Blue0 |
| D16 | Blue6 |
| D17 | Blue7 |
| D18 | Blue1 |
| D19 | Blue2 |
| D20 | Blue3 |
| D21 | Blue4 |
| D22 | Blue5 |
| D23 | NA |
| D24 | H Sync |
| D25 | V Sync |
| D26 | Display Timing |
| D27 | Red6 |


(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved.

No Reproduction and Redistribution Allowed.

M201UN02-1 Ver0.1





- Note: R/G/B data 7:MSB, R/G/B data 0:LSB
 - O = "First Pixel Data"
 - E = "Second Pixel Data"

(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved.

No Reproduction and Redistribution Allowed.

M201UN02-1 Ver0.1

3.5 Signal Electrical Characteristics

Input signals shall be low or Hi-Z state when Vin is off It is recommended to refer the specifications of SN75LVDS82DGG (Texas Instruments) in detail.

Each signal characteristics are as follows;

| Parameter | Condition | Min | Мах | Unit |
|-----------|--|------|-----|------|
| Vth | Differential InputHigh Voltage(Vcm=+1.2V) | | 100 | [mV] |
| VtI | Differential Input Low Voltage(Vcm=+1.2V) | -100 | | [mV] |

3.6 Interface Timings

Basically, interface timings described here is not actual input timing of LCD module but output timing of SN75LVDS82DGG (Texas Instruments) or equivalent.

3.6.1 Timing Characteristics

| Signal | ltem | Symbol | MIN | TYP | MAX | Unit |
|---------|-----------------------|---------|------|--------|------|-------|
| DTCLK | Freq. | Fdck | TBD | 81 | 82 | MHz |
| DTCLK | Cycle | Tck | | 12.3 | 12.2 | ns |
| +V-Sync | Frame Rate | 1/Tv | TBD | 60 | TBD | Hz |
| +V-Sync | Cycle | Τv | | 16.667 | | ms |
| +V-Sync | Cycle | Τv | 1207 | 1250 | | lines |
| +V-Sync | Active level | Tva | 2 | 3 | | lines |
| +V-Sync | V-back porch | Tvb | 4 | 46 | | lines |
| +V-Sync | V-front porch | Tvf | 1 | 1 | | lines |
| +DSPTMG | V-Line | m | | 1200 | | lines |
| +H-Sync | Scan rate | 1/Th | | 75 | | KHz |
| +H-Sync | Cycle | Th | 830 | 1080 | | Tck |
| +H-Sync | Active level | Tha(*1) | 10 | 96 | | Tck |
| +H-Sync | Back porch | Thb(*1) | 15 | 152 | | Tck |
| +H-Sync | Front porch | Thf | 5 | 32 | | Tck |
| +DSPTMG | Display Pixels | n | | 800 | | Tck |

Note: Typical value refer to VESA STANDARD, (*1) Tha+Thb should be less than 1024 Tck.


(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved.

No Reproduction and Redistribution Allowed.

M201UN02-1 Ver0.1

3.6.2 Timing Definition



Note :1600X1200 at 60 Hz (VESA STANDARD)

3.7 Power Consumption

Input power specifications are as follows;

| Symbol | Parameter | Min | Тур | Мах | Units | Condition |
|--------|--|-----|-----|-----|-------------|---------------------------|
| VDD | Logic/LCD Drive Voltage | 4.5 | 5 | 5.5 | [Volt] | |
| IDD | VDD current | | TBD | TBD | [mA] | |
| IIDD | Inrush VDD current | | | TBD | [A] | t < 80us |
| PDD | VDD Power | | | TBD | [Watt] | Vin=5V, All White Pattern |
| VDDrp | Allowable Logic/LCD Drive Ripple Voltage | | | 100 | [mV] p-p | |
| VDDns | Allowable Logic/LCD Drive Ripple Noise | | | 100 | [mV] p-p | |

(C) Copyright AU Optronics, Inc.


February, 2002 All Rights Reserved.

16/26



3.8 Power ON/OFF Sequence

Vin power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when Vin is off.



(C) Copyright AU Optronics, Inc.February, 2002 All Rights Reserved.No Reproduction and Redistribution Allowed.

M201UN02-1 Ver0.1



4.0 Backlight Characteristics

4.1 Signal for Lamp connector

| Pin # | Signal Name |
|-------|----------------------|
| 1 | Lamp High Voltage |
| 2 | Ground (Black) |
| 3 | Lamp High Voltage |
| 4 | Ground (White) |
| 5 | Lamp High Voltage |
| 6 | Ground (White) |

4.2 Parameter guide line for CFL Inverter

| Symbol | Parameter | Min | Тур | Мах | Units | Condition |
|-----------------|---|------|-----|------|----------------------|---------------------|
| (L255) | White Luminance | 200 | 250 | - | [cd/m ²] | (Ta=25°C) |
| ISCFL | CCFL standard current | 5.5 | 6.0 | 6.5 | [mA] rms | (Ta=25°C) |
| IRCFL | CCFL operation range | 4.0 | 6.0 | 7.5 | [mA] rms | (Ta=25°C) |
| fCFL | CCFL Frequency | 35 | 50 | 80 | [KHz] | (Ta=25°C) Note 1 |
| ViCFL (0°C) | CCFL Ignition Voltage | 1700 | | | [Volt] rms | (Ta=0°C) Note 2 |
| ViCFL (25°C) | CCFL Ignition Voltage | 1200 | | | [Volt] rms | (Ta=25°C) Note 2 |
| VCFL | CCFL Discharge Voltage (Reference) @6mA | | 750 | 825 | [Volt] rms | (Ta=25°C) Note 3 |
| PCFL | CCFL Power consumption @6mA | | 27W | 29.7 | [Watt] | (Ta=25°C) Note 3 |

Note 1: CCFL Frequency should be carefully determined to avoid interference between inverter and TFT LCD Note 2: CCFL inverter should be able to give out a power that has a generating capacity of over 1700 voltage. Lamp units need 1700 voltage minimum for ignition

(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved.

M201UN02-1 Ver0.1

19/26



M201UN02-1 Ver0.1



5.0 Vibration, Shock, and Drop

5.1 Vibration & Shock

Frequency: 10 - 200Hz Sweep: 30 Minutes each Axis (X, Y, Z) Acceleration: 1.5G(10~200Hz P- P) Test method:

| Acceleration (G) | 1.5 |
|------------------|-----------|
| Frequency (Hz) | 10~200~10 |
| Active time(min) | 30 |

5.2 Shock Test Spec:

| Acceleration (G) –a | 50 |
|---------------------|----------|
| Active time -b | 20 |
| Wave form | half-sin |
| Times | 1 |

Direction: $\pm X$, $\pm Y$, $\pm Z$

5.3 Drop test

Package test: The drop height is 60 cm.

6.0 Environment

The display module will meet the provision of this specification during operating condition or after storage or shipment condition specified below. Operation at 10% beyond the specified range will not cause physical damage to the unit.

6.1 Temperature and Humidity 6.1.1 Operating Conditions

The display module operates error free, when operated under the following conditions;Temperature0 °C to 50 °CRelative Humidity8% to 95%Wet Bulb Temperature39.0 °C

(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved.

No Reproduction and Redistribution Allowed.

M201UN02-1 Ver0.1



6.1.2 Shipping Conditions

The display module operates error free, after the following conditions;Temperature-20 °C to 60 °CRelative Humidity8% to 95%Wet Bulb Temperature39.0 °C

6.2 Atmospheric Pressure

The display assembly is capable of being operated without affecting its operations over the pressure range as following specified;

| | Pressure | Note |
|------------------|----------|---------------------|
| Maximum Pressure | 1040hPa | 0m = sea level |
| Minimum Pressure | 674hPa | 3048m = 10.000 feet |

Note : Non-operation attitude limit of this display module = 30,000 feet. = 9145 m.

6.3 Thermal Shock

The display module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from -20° C to 60° C, and back again.

| Thermal shock cycle | -20 ⁰ C for |
|---------------------|------------------------|
| - | 0 |

-20 ⁰C for 30min 60 ⁰C for 30min

Power is not applied during the test. After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before powering on.

7.0 Reliability

This display module and the packaging of that will comply following standards.

7.1 Failure Criteria

The display assembly will be considered as failing unit when it no longer meets any of the requirements stated in this specification. Only as for maximum white luminance, following criteria is applicable.

Note : Maximum white Luminance shall be 125 cd/m²or more.

7.2 Failure Rate

(C) Copyright AU Optronics, Inc.February, 2002 All Rights Reserved.No Reproduction and Redistribution Allowed.



The average failure rate of the display module (from first power-on cycle till 1,000 hours later) will not exceed 1.0%. The average failure rate of the display module from 1,000 hours until 16,000 hours will not exceed 0.7% per 1000 hours.

7.2.1 Usage

The assumed usage for the above criteria is: 220 power-on hours per month 500 power on/off cycles per month Maximum brightness setting Operation to be within office environment (25⁰C typical)

7.2.2 Component De-rating

All the components used in this device will be checked the load condition to meet the failure rate criteria.

7.3 CCFL Life

The assumed CCFL Life will be longer than 50,000 hours, typical value is 60,000 hours under stable condition at $25 \pm 5^{\circ}$ C;

Standard current at 6.0 ± 0.5mA.

Definition of life: brightness becomes 50% or less than the minimum luminance value of CCFL.

7.4 ON/OFF Cycle

The display module will be capable of being operated over the following ON/OFF Cycles.

| ON/OFF | Value | Cycles |
|---------------------|--------|--------------------------------|
| +Vin and CCFL power | 30,000 | 10 seconds on / 10 seconds off |

8.0 Safety

8.1 Sharp Edge Requirements

There will be no sharp edges or comers on the display assembly that could cause injury.

8.2 Materials

8.2.1 Toxicity

There will be no carcinogenic materials used anywhere in the display module. If toxic materials are used, they will be reviewed and approved by the responsible ADT Toxicologist.

8.2.2 Flammability

All components including electrical components that do not meet the flammability grade UL94-

 (C) Copyright AU Optronics, Inc.
 23/26

 February, 2002 All Rights Reserved.
 M201UN02-1 Ver0.1

 No Reproduction and Redistribution Allowed.
 23/26



V1 in the module will complete the flammability rating exception approval process. The printed circuit board will be made from material rated 94-V1 or better. The actual UL flammability rating will be printed on the printed circuit board.

8.3 Capacitors

If any polarized capacitors are used in the display assembly, provisions will be made to keep them from being inserted backwards.

8.4 Hazardous Voltages

Any point exceeding 42.4 volts meets the requirement of the limited current circuit. The current through a $2K\Omega$ resistance is less than 0.7 x f (kHz) mA.

9.0 Other requirements

9.1 National Test Lab Requirement

The display module will satisfy all requirements for compliance to

| UL 1950, First Edition | U.S.A. Information Technology Equipment |
|------------------------|---|
| CSA C22.2 No.950-M89 | Canada, Information Technology Equipment |
| EEC 950 | International, Information Technology Equipment |
| EN 60 950 | International, Information Processing Equipment |
| | (European Norm for IEC950) |


9.2 Label 9.2.1 Product label

To Be Defined


10.0 Mechanical Characteristics

(C) Copyright AU Optronics, Inc.

February, 2002 All Rights Reserved. No Reproduction and Redistribution Allowed.



(C) Copyright AU Optronics, Inc.February, 2002 All Rights Reserved.No Reproduction and Redistribution Allowed.



(C) Copyright AU Optronics, Inc. February, 2002 All Rights Reserved.

M201UN02-1 Ver0.1

26/26